Calculating Worst-Case Gate Delays Due to Dominant Capacitance Coupling
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Florentin Dartu, Lawrence T. Pileggi
Calculating Worst-Case Gate Delays Due to Dominant Capacitance Coupling
DAC, 1997.

DAC 1997
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DAC-1997-DartuP,
	author        = "Florentin Dartu and Lawrence T. Pileggi",
	booktitle     = "{Proceedings of the 34th Design Automation Conference}",
	doi           = "10.1145/266021.266033",
	isbn          = "0-89791-920-3",
	pages         = "46--51",
	publisher     = "{ACM Press}",
	title         = "{Calculating Worst-Case Gate Delays Due to Dominant Capacitance Coupling}",
	year          = 1997,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.