An Automated Temporal Partitioning and Loop Fission Approach for FPGA Based Reconfigurable Synthesis of DSP Applications
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Meenakshi Kaul, Ranga Vemuri, Sriram Govindarajan, Iyad Ouaiss
An Automated Temporal Partitioning and Loop Fission Approach for FPGA Based Reconfigurable Synthesis of DSP Applications
DAC, 1999.

DAC 1999
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DAC-1999-KaulVGO,
	author        = "Meenakshi Kaul and Ranga Vemuri and Sriram Govindarajan and Iyad Ouaiss",
	booktitle     = "{Proceedings of the 36th Design Automation Conference}",
	doi           = "10.1145/309847.310010",
	pages         = "616--622",
	publisher     = "{ACM Press}",
	title         = "{An Automated Temporal Partitioning and Loop Fission Approach for FPGA Based Reconfigurable Synthesis of DSP Applications}",
	year          = 1999,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.