Transition Delay Fault Test Pattern Generation Considering Supply Voltage Noise in a SOC Design
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Nisar Ahmed, Mohammad Tehranipoor, Vinay Jayaram
Transition Delay Fault Test Pattern Generation Considering Supply Voltage Noise in a SOC Design
DAC, 2007.

DAC 2007
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DAC-2007-AhmedTJ,
	author        = "Nisar Ahmed and Mohammad Tehranipoor and Vinay Jayaram",
	booktitle     = "{Proceedings of the 44th Design Automation Conference}",
	doi           = "10.1145/1278480.1278616",
	pages         = "533--538",
	publisher     = "{IEEE}",
	title         = "{Transition Delay Fault Test Pattern Generation Considering Supply Voltage Noise in a SOC Design}",
	year          = 2007,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.