Re-synthesis for cost-efficient circuit-level timing speculation
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Yuxi Liu, Feng Yuan, Qiang Xu
Re-synthesis for cost-efficient circuit-level timing speculation
DAC, 2011.

DAC 2011
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DAC-2011-LiuYX,
	author        = "Yuxi Liu and Feng Yuan and Qiang Xu",
	booktitle     = "{Proceedings of the 48th Design Automation Conference}",
	doi           = "10.1145/2024724.2024760",
	isbn          = "978-1-4503-0636-2",
	pages         = "158--163",
	publisher     = "{ACM}",
	title         = "{Re-synthesis for cost-efficient circuit-level timing speculation}",
	year          = 2011,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.