Predicting Circuit Performance Using Circuit-level Statistical Timing Analysis
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Ronn B. Brashear, Noel Menezes, Chanhee Oh, Lawrence T. Pillage, M. Ray Mercer
Predicting Circuit Performance Using Circuit-level Statistical Timing Analysis
DATE, 1994.

EDAC 1994
DBLP
Scholar
Full names Links ISxN
@inproceedings{EDAC-1994-BrashearMOPM,
	author        = "Ronn B. Brashear and Noel Menezes and Chanhee Oh and Lawrence T. Pillage and M. Ray Mercer",
	booktitle     = "{Proceedings of the European Conference on Design Automation (EDAC), European Test Conference (ETC) and the European Event in ASIC Design (EUROASIC)}",
	isbn          = "0-8186-5410-4",
	pages         = "332--337",
	publisher     = "{IEEE Computer Society}",
	title         = "{Predicting Circuit Performance Using Circuit-level Statistical Timing Analysis}",
	year          = 1994,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.