Travelled to:
1 × USA
Collaborated with:
T.Adachi H.Kitazawa T.Sudo
Talks about:
hierarch (1) method (1) layout (1) design (1) vlsi (1) down (1) chip (1) top (1)
Person: Mitsuyoshi Nagatani
DBLP: Nagatani:Mitsuyoshi
Contributed to:
Wrote 1 papers:
- DAC-1982-AdachiKNS #design #layout #top-down
- Hierarchical top-down layout design method for VLSI chip (TA, HK, MN, TS), pp. 785–791.