A logic minimizer for VLSI PLA design
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Bill Teel, Doran Wilde
A logic minimizer for VLSI PLA design
DAC, 1982.

DAC 1982
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DAC-1982-TeelW,
	author        = "Bill Teel and Doran Wilde",
	booktitle     = "{Proceedings of the 19th Design Automation Conference}",
	doi           = "10.1145/800263.809201",
	pages         = "156--162",
	publisher     = "{ACM/IEEE}",
	title         = "{A logic minimizer for VLSI PLA design}",
	year          = 1982,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.