Chip-Planning, Placement, and Global Routing of Macro/Custom Cell Integrated Circuits Using Simulated Annealing
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Carl Sechen
Chip-Planning, Placement, and Global Routing of Macro/Custom Cell Integrated Circuits Using Simulated Annealing
DAC, 1988.

DAC 1988
DBLP
Scholar
Full names Links ISxN
@inproceedings{DAC-1988-Sechen,
	acmid         = "285730.285741",
	author        = "Carl Sechen",
	booktitle     = "{Proceedings of the 25th Design Automation Conference}",
	pages         = "73--80",
	publisher     = "{ACM}",
	title         = "{Chip-Planning, Placement, and Global Routing of Macro/Custom Cell Integrated Circuits Using Simulated Annealing}",
	year          = 1988,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.