The Role of Timing Verification in Layout Synthesis
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Jacques Benkoski, Andrzej J. Strojwas
The Role of Timing Verification in Layout Synthesis
DAC, 1991.

DAC 1991
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DAC-1991-BenkoskiS,
	author        = "Jacques Benkoski and Andrzej J. Strojwas",
	booktitle     = "{Proceedings of the 28th Design Automation Conference}",
	doi           = "10.1145/127601.122895",
	isbn          = "0-89791395-7",
	pages         = "612--619",
	publisher     = "{ACM}",
	title         = "{The Role of Timing Verification in Layout Synthesis}",
	year          = 1991,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.