Timing Optimization on Mapped Circuits
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Ko Yoshikawa, Hiroshi Ichiryu, Hisato Tanishita, Shigenobu Suzuki, Nobuyoshi Nomizu, Akira Kondoh
Timing Optimization on Mapped Circuits
DAC, 1991.

DAC 1991
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DAC-1991-YoshikawaITSNK,
	author        = "Ko Yoshikawa and Hiroshi Ichiryu and Hisato Tanishita and Shigenobu Suzuki and Nobuyoshi Nomizu and Akira Kondoh",
	booktitle     = "{Proceedings of the 28th Design Automation Conference}",
	doi           = "10.1145/127601.127639",
	isbn          = "0-89791395-7",
	pages         = "112--117",
	publisher     = "{ACM}",
	title         = "{Timing Optimization on Mapped Circuits}",
	year          = 1991,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.