Clock Skew Minimization During FPGA Placement
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Kai Zhu, D. F. Wong
Clock Skew Minimization During FPGA Placement
DAC, 1994.

DAC 1994
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DAC-1994-ZhuW94a,
	author        = "Kai Zhu and D. F. Wong",
	booktitle     = "{Proceedings of the 31st Design Automation Conference}",
	doi           = "10.1145/196244.196362",
	isbn          = "0-7803-1836-6",
	pages         = "232--237",
	publisher     = "{ACM Press}",
	title         = "{Clock Skew Minimization During FPGA Placement}",
	year          = 1994,
}


Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.