Layout Based Frequency Dependent Inductance and Resistance Extraction for On-Chip Interconnect Timing Analysis
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Byron Krauter, Sharad Mehrotra
Layout Based Frequency Dependent Inductance and Resistance Extraction for On-Chip Interconnect Timing Analysis
DAC, 1998.

DAC 1998
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DAC-1998-KrauterM,
	author        = "Byron Krauter and Sharad Mehrotra",
	booktitle     = "{Proceedings of the 35th Design Automation Conference}",
	doi           = "10.1145/277044.277133",
	isbn          = "0-89791-964-5",
	pages         = "303--308",
	publisher     = "{ACM Press}",
	title         = "{Layout Based Frequency Dependent Inductance and Resistance Extraction for On-Chip Interconnect Timing Analysis}",
	year          = 1998,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.