Timing optimization of FPGA placements by logic replication
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Giancarlo Beraudo, John Lillis
Timing optimization of FPGA placements by logic replication
DAC, 2003.

DAC 2003
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DAC-2003-BeraudoL,
	author        = "Giancarlo Beraudo and John Lillis",
	booktitle     = "{Proceedings of the 40th Design Automation Conference}",
	doi           = "10.1145/775832.775885",
	isbn          = "1-58113-688-9",
	pages         = "196--201",
	publisher     = "{ACM}",
	title         = "{Timing optimization of FPGA placements by logic replication}",
	year          = 2003,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.