RDE-based transistor-level gate simulation for statistical static timing analysis
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Qin Tang, Amir Zjajo, Michel Berkelaar, Nick van der Meijs
RDE-based transistor-level gate simulation for statistical static timing analysis
DAC, 2010.

DAC 2010
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DAC-2010-TangZBM,
	author        = "Qin Tang and Amir Zjajo and Michel Berkelaar and Nick van der Meijs",
	booktitle     = "{Proceedings of the 47th Design Automation Conference}",
	doi           = "10.1145/1837274.1837473",
	isbn          = "978-1-4503-0002-5",
	pages         = "787--792",
	publisher     = "{ACM}",
	title         = "{RDE-based transistor-level gate simulation for statistical static timing analysis}",
	year          = 2010,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.