Formal verification of analog circuits in the presence of noise and process variation
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Rajeev Narayanan, Behzad Akbarpour, Mohamed H. Zaki, Sofiène Tahar, Lawrence C. Paulson
Formal verification of analog circuits in the presence of noise and process variation
DATE, 2010.

DATE 2010
DBLP
Scholar
Full names Links ISxN
@inproceedings{DATE-2010-NarayananAZTP,
	author        = "Rajeev Narayanan and Behzad Akbarpour and Mohamed H. Zaki and Sofiène Tahar and Lawrence C. Paulson",
	booktitle     = "{Proceedings of the 14th Conference on Design, Automation and Test in Europe}",
	pages         = "1309--1312",
	publisher     = "{IEEE}",
	title         = "{Formal verification of analog circuits in the presence of noise and process variation}",
	year          = 2010,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.