BibSLEIGH
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter
Travelled to:
1 × USA
Collaborated with:
D.A.Penry D.Hodgdon R.Wells G.Schelle D.I.August D.Connors
Talks about:
processor (1) structur (1) parallel (1) exploit (1) acceler (1) simul (1) multi (1) chip (1)

Person: Daniel Fay

DBLP DBLP: Fay:Daniel

Contributed to:

HPCA 20062006

Wrote 1 papers:

HPCA-2006-PenryFHWSAC #parallel #simulation
Exploiting parallelism and structure to accelerate the simulation of chip multi-processors (DAP, DF, DH, RW, GS, DIA, DC), pp. 29–40.
Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.