BibSLEIGH
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter
Travelled to:
1 × Austria
18 × USA
2 × Canada
2 × China
Collaborated with:
N.Vachharajani N.P.Johnson G.Ottoni J.W.Lee A.Raman H.Kim E.Raman M.J.Bridges T.B.Jablin T.Oh P.Prabhu S.Ghosh F.Liu A.Zaks D.A.Penry B.Guo S.Triantafyllis M.Vachharajani G.A.Reis J.Huang Y.Zhang S.R.Beard Sotiris Apostolakis R.Rangan J.A.Jablin S.A.Mahlke L.W.Mackey J.Ligatti D.Walker J.Chang Jordan Fix Nayana P. Nagendra Hansen Zhang D.Schwartz-Narbonne S.Malik D.A.Connors J.C.Gyllenhaal W.W.Hwu T.R.Mason Ziyang Xu Greg Chan S.Campanoni T.Hung F.Perry Q.Wu A.Pyatakov A.Spiridonov D.W.Clark Sophie Qiu D.Fay D.Hodgdon R.Wells G.Schelle D.Connors Y.Wu C.Wang
Talks about:
parallel (12) automat (6) specul (6) optim (5) softwar (4) program (4) languag (4) use (4) architectur (3) support (3)

Person: David I. August

DBLP DBLP: August:David_I=

Contributed to:

DAC 20142014
ASPLOS 20132013
CGO 20132013
PLDI 20132013
CAV 20122012
CGO 20122012
PLDI 20122012
PLDI 20112011
ASPLOS 20102010
CGO 20102010
ASPLOS 20082008
CGO 20082008
PLDI 20072007
CC 20062006
HPCA 20062006
ICFP 20062006
PLDI 20062006
CGO 20052005
CGO 20042004
PLDI 20042004
CGO 20032003
DAC 20032003
HPCA 19971997
ASPLOS 20182018
ASPLOS 20192019
ASPLOS 20202020

Wrote 35 papers:

DAC-2014-LiuGJA #named #pipes and filters
CGPA: Coarse-Grained Pipelined Accelerators (FL, SG, NPJ, DIA), p. 6.
ASPLOS-2013-OhKJLA #automation
Practical automatic loop specialization (TO, HK, NPJ, JWL, DIA), pp. 419–430.
CGO-2013-HuangJBJA #automation #parallel #runtime #using
Automatically exploiting cross-invocation parallelism using runtime information (JH, TBJ, SRB, NPJ, DIA), p. 11.
PLDI-2013-JohnsonOZA #dependence #graph #performance
Fast condensation of the program dependence graph (NPJ, TO, AZ, DIA), pp. 39–50.
CAV-2012-Schwartz-NarbonneLAM #debugging #named #parallel #source code
passert: A Tool for Debugging Parallel Programs (DSN, FL, DIA, SM), pp. 751–757.
CGO-2012-JablinJPLA #architecture #cpu #gpu
Dynamically managed data for CPU-GPU architectures (TBJ, JAJ, PP, FL, DIA), pp. 165–174.
CGO-2012-KimJLMA #automation #clustering
Automatic speculative DOALL for clusters (HK, NPJ, JWL, SAM, DIA), pp. 94–103.
CGO-2012-ZhangGHLMA #fault tolerance #runtime
Runtime asynchronous fault tolerance via speculation (YZ, SG, JH, JWL, SAM, DIA), pp. 145–154.
PLDI-2012-JohnsonKPZA #reduction
Speculative separation for privatization and reductions (NPJ, HK, PP, AZ, DIA), pp. 359–370.
PLDI-2012-RamanZLA #execution #flexibility #named #parallel
Parcae: a system for flexible parallel execution (AR, AZ, JWL, DIA), pp. 133–144.
PLDI-2011-JablinPJJBA #automation #communication #cpu #gpu #optimisation
Automatic CPU-GPU communication management and optimization (TBJ, PP, JAJ, NPJ, SRB, DIA), pp. 142–151.
PLDI-2011-PrabhuGZJA #commutative #parallel #programming #set
Commutative set: a language extension for implicit parallel programming (PP, SG, YZ, NPJ, DIA), pp. 1–11.
PLDI-2011-RamanKOLA #distributed #parallel #using
Parallelism orchestration using DoPE: the degree of parallelism executive (AR, HK, TO, JWL, DIA), pp. 26–37.
ASPLOS-2010-RamanKMJA #concurrent #parallel #thread #transaction #using
Speculative parallelization using software multi-threaded transactions (AR, HK, TRM, TBJ, DIA), pp. 65–76.
CGO-2010-HuangRJZHA #parallel #pipes and filters
Decoupled software pipelining creates parallelization opportunities (JH, AR, TBJ, YZ, THH, DIA), pp. 121–130.
ASPLOS-2008-OttoniA #communication #concurrent #multi #optimisation #scheduling #thread
Communication optimizations for global multi-threaded instruction scheduling (GO, DIA), pp. 222–232.
CGO-2008-RamanORBA #pipes and filters
Parallel-stage decoupled software pipelining (ER, GO, AR, MJB, DIA), pp. 114–123.
CGO-2008-RamanVRA #execution #named #parallel
Spice: speculative parallel iteration chunk execution (ER, NV, RR, DIA), pp. 175–184.
PLDI-2007-GuoVA #analysis #induction #recursion #synthesis
Shape analysis with inductive recursion synthesis (BG, NV, DIA), pp. 256–265.
PLDI-2007-PerryMRLAW #assembly #fault tolerance
Fault-tolerant typed assembly language (FP, LWM, GAR, JL, DIA, DW), pp. 42–53.
CC-2006-GuoWWBOVCA #ambiguity #memory management #runtime
Selective Runtime Memory Disambiguation in a Dynamic Binary Translator (BG, YW, CW, MJB, GO, NV, JC, DIA), pp. 65–79.
HPCA-2006-PenryFHWSAC #parallel #simulation
Exploiting parallelism and structure to accelerate the simulation of chip multi-processors (DAP, DF, DH, RW, GS, DIA, DC), pp. 29–40.
ICFP-2006-WalkerMLRA #static typing #type system #λ-calculus
Static typing for a faulty λ calculus (DW, LWM, JL, GAR, DIA), pp. 38–49.
PLDI-2006-BridgesVOA #automation
Automatic instruction scheduler retargeting by reverse-engineering (MJB, NV, GO, DIA), pp. 228–238.
PLDI-2006-TriantafyllisBROA #framework #optimisation #strict
A framework for unrestricted whole-program optimization (ST, MJB, ER, GO, DIA), pp. 61–71.
CGO-2005-GuoBTORA #analysis #low level #pointer
Practical and Accurate Low-Level Pointer Analysis (BG, MJB, ST, GO, ER, DIA), pp. 291–302.
CGO-2005-ReisCVRA #fault tolerance #named
SWIFT: Software Implemented Fault Tolerance (GAR, JC, NV, RR, DIA), pp. 243–254.
CGO-2004-WuPSRCA #memory management #profiling #using
Exposing Memory Access Regularities Using Object-Relative Memory Profiling (QW, AP, AS, ER, DWC, DIA), pp. 315–324.
PLDI-2004-VachharajaniVA #component #modelling #reuse #specification
The liberty structural specification language: a high-level modeling language for component reuse (MV, NV, DIA), pp. 195–206.
CGO-2003-TriantafyllisVVA #compilation
Compiler Optimization-Space Exploration (ST, MV, NV, DIA), pp. 204–215.
DAC-2003-PenryA #component #optimisation #reuse
Optimizations for a simulator construction system supporting reusable components (DAP, DIA), pp. 926–931.
HPCA-1997-AugustCGH #architecture #branch #predict
Architectural Support for Compiler-Synthesized Dynamic Branch Prediction Strategies: Rationale and Initial Results (DIA, DAC, JCG, WmWH), pp. 84–93.
ASPLOS-2018-FixNAZQA #hardware #parallel #thread #transaction
Hardware Multithreaded Transactions (JF, NPN, SA, HZ, SQ, DIA), pp. 15–29.
ASPLOS-2019-ZhangGFABNOA #architecture #security
Architectural Support for Containment-based Security (HZ, SG, JF, SA, SRB, NPN, TO, DIA), pp. 361–377.
ASPLOS-2020-ApostolakisXCCA #approach #automation #named #parallel
Perspective: A Sensible Approach to Speculative Automatic Parallelization (SA, ZX, GC, SC, DIA), pp. 351–367.

Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.