Travelled to:
1 × USA
Collaborated with:
K.H.Tam V.Kariat
Talks about:
challeng (1) model (1) level (1) delay (1) below (1) gate (1)
Person: Igor Keller
DBLP: Keller:Igor
Contributed to:
Wrote 1 papers:
- DAC-2008-KellerTK #challenge #modelling
- Challenges in gate level modeling for delay and SI at 65nm and below (IK, KHT, VK), pp. 468–473.