BibSLEIGH
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter
Travelled to:
1 × France
Collaborated with:
J.Casper S.Wee Y.Teslyar D.Ge C.Kozyrakis K.Olukotun
Talks about:
multiprocessor (1) transact (1) support (1) memori (1) atlas (1) chip (1)

Person: Njuguna Njoroge

DBLP DBLP: Njoroge:Njuguna

Contributed to:

DATE 20072007

Wrote 1 papers:

DATE-2007-NjorogeCWTGKO #memory management #multi #named #transaction
ATLAS: a chip-multiprocessor with transactional memory support (NN, JC, SW, YT, DG, CK, KO), pp. 3–8.
Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.