BibSLEIGH
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter
Used together with:
base (6)
comput (4)
resist (3)
logic (3)
design (3)

Stem crossbar$ (all stems)

14 papers:

DACDAC-2015-LiuYYSLLCLWJ #design
A spiking neuromorphic design with resistive crossbar (CL, BY, CY, LS, ZL, BL, YC, HL, QW, HJ), p. 6.
DACDAC-2015-LiXGWY #interface
Merging the interface: power, area and accuracy co-optimization for RRAM crossbar-based mixed-signal computing system (BL, LX, PG, YW, HY), p. 6.
DACDAC-2015-RoseM #analysis #design #performance
Performance analysis of a memristive crossbar PUF design (GSR, CAM), p. 6.
HPCAHPCA-2015-XuNMBZY0 #architecture #challenge #memory management
Overcoming the challenges of crossbar resistive memory architectures (CX, DN, NM, RB, TZ, SY, YX), pp. 476–488.
DACDAC-2014-RaoJDBDM #named #performance
VIX: Virtual Input Crossbar for Efficient Switch Allocation (SR, SJ, RD, DB, RGD, TNM), p. 6.
DATEDATE-2014-LiWCLY #named
ICE: Inline calibration for memristor crossbar-based computing engine (BL, YW, YC, HHL, HY), pp. 1–4.
DACDAC-2013-LiuHLMCHZ
Digital-assisted noise-eliminating training for memristor crossbar-based analog neuromorphic computing engine (BL, MH, HL, ZHM, YC, TH, WZ), p. 6.
DACDAC-2013-SharadFR #memory management #power management
Ultra low power associative computing with spin neurons and resistive crossbar memory (MS, DF, KR), p. 6.
DATEDATE-2013-SuR #logic
Defect-tolerant logic hardening for crossbar-based nanosystems (YS, WR), pp. 1801–1806.
DACDAC-2012-HuLWR #array #hardware #using
Hardware realization of BSB recall function using memristor crossbar arrays (MH, HL, QW, GSR), pp. 498–503.
HPCAHPCA-2010-PanKM #energy #named
FlexiShare: Channel sharing for an energy-efficient nanophotonic crossbar (YP, JK, GM), pp. 1–12.
DATEDATE-2008-DongZ #integration #logic #standard #synthesis
Logic Synthesis with Nanowire Crossbar: Reality Check and Standard Cell-based Integration (MD, LZ), pp. 268–271.
DACDAC-2006-RaoOK #architecture #logic
Topology aware mapping of logic functions onto nanowire-based crossbar architectures (WR, AO, RK), pp. 723–726.
DATEDATE-2005-MuraliM #design #generative
An Application-Specific Design Methodology for STbus Crossbar Generation (SM, GDM), pp. 1176–1181.

Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.