Travelled to:
1 × USA
Collaborated with:
T.Akino M.Shimode Y.Kurashige
Talks about:
circuit (1) inform (1) verif (1) simul (1) time (1) mask (1) base (1) mos (1) lsi (1)
Person: Toshio Negishi
DBLP: Negishi:Toshio
Contributed to:
Wrote 1 papers:
- DAC-1979-AkinoSKN #simulation #verification
- Circuit simulation and timing verification based on MOS/LSI mask information (TA, MS, YK, TN), pp. 88–94.