Analysis of timing failures due to random AC defects in VLSI modules
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Nandakumar N. Tendolkar
Analysis of timing failures due to random AC defects in VLSI modules
DAC, 1985.

DAC 1985
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DAC-1985-Tendolkar,
	author        = "Nandakumar N. Tendolkar",
	booktitle     = "{Proceedings of the 22nd Design Automation Conference}",
	doi           = "10.1145/317825.317967",
	isbn          = "0-8186-0635-5",
	pages         = "709--714",
	publisher     = "{ACM}",
	title         = "{Analysis of timing failures due to random AC defects in VLSI modules}",
	year          = 1985,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.