A Vector Hardware Accelerator with Circuit Simulation Emphasis
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Andrei Vladimirescu, David Weiss, Manolis Katevenis, Zvika Bronstein, Alon Kifir, Karja Danuwidjaja, K. C. Ng, Niraj Jain, Steve Lass
A Vector Hardware Accelerator with Circuit Simulation Emphasis
DAC, 1987.

DAC 1987
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DAC-1987-VladimirescuWKBKDNJL,
	author        = "Andrei Vladimirescu and David Weiss and Manolis Katevenis and Zvika Bronstein and Alon Kifir and Karja Danuwidjaja and K. C. Ng and Niraj Jain and Steve Lass",
	booktitle     = "{Proceedings of the 24th Design Automation Conference}",
	doi           = "10.1145/37888.37901",
	pages         = "89--94",
	publisher     = "{IEEE Computer Society Press / ACM}",
	title         = "{A Vector Hardware Accelerator with Circuit Simulation Emphasis}",
	year          = 1987,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.