BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Collaborated with:
A.Vladimirescu D.Weiss M.Katevenis Z.Bronstein A.Kifir K.Danuwidjaja K.C.Ng N.Jain
Talks about:
hardwar (1) emphasi (1) circuit (1) acceler (1) vector (1) simul (1)

Person: Steve Lass

DBLP DBLP: Lass:Steve

Contributed to:

DAC 19871987

Wrote 1 papers:

DAC-1987-VladimirescuWKBKDNJL #hardware #simulation
A Vector Hardware Accelerator with Circuit Simulation Emphasis (AV, DW, MK, ZB, AK, KD, KCN, NJ, SL), pp. 89–94.

Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.