BibSLEIGH — Certified Timing Verification and the Transition Delay of a Logic Circuit

Srinivas Devadas, Kurt Keutzer, Sharad Malik, Albert R. Wang
Certified Timing Verification and the Transition Delay of a Logic Circuit
DAC, 1992.

DAC 1992

@inproceedings{DAC-1992-DevadasKMW,
	acmid         = "113938.149628",
	author        = "Srinivas Devadas and Kurt Keutzer and Sharad Malik and Albert R. Wang",
	booktitle     = "{Proceedings of the 29th Design Automation Conference}",
	isbn          = "0-8186-2822-7",
	pages         = "549--555",
	publisher     = "{IEEE Computer Society Press}",
	title         = "{Certified Timing Verification and the Transition Delay of a Logic Circuit}",
	year          = 1992,
}

Srinivas Devadas, Kurt Keutzer, Sharad Malik, Albert R. WangCertified Timing Verification and the Transition Delay of a Logic CircuitDAC, 1992.

Tags:

Srinivas Devadas, Kurt Keutzer, Sharad Malik, Albert R. Wang
Certified Timing Verification and the Transition Delay of a Logic Circuit
DAC, 1992.