Circuit optimization using statistical static timing analysis
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Aseem Agarwal, Kaviraj Chopra, David Blaauw, Vladimir Zolotov
Circuit optimization using statistical static timing analysis
DAC, 2005.

DAC 2005
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DAC-2005-AgarwalCBZ,
	author        = "Aseem Agarwal and Kaviraj Chopra and David Blaauw and Vladimir Zolotov",
	booktitle     = "{Proceedings of the 42nd Design Automation Conference}",
	doi           = "10.1145/1065579.1065663",
	isbn          = "1-59593-058-2",
	pages         = "321--324",
	publisher     = "{ACM}",
	title         = "{Circuit optimization using statistical static timing analysis}",
	year          = 2005,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.