BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter
Travelled to:
1 × France
3 × Germany
3 × USA
Collaborated with:
D.Blaauw S.B.K.Vrudhula A.Agarwal D.Sylvester R.R.Rao V.Zolotov S.Dasika R.Srinivasan B.Cline A.Torres S.Sundareswaran R.Gandikota M.R.Becer
Talks about:
algorithm (2) statist (2) circuit (2) analysi (2) static (2) optim (2) delay (2) time (2) use (2) transistor (1)

Person: Kaviraj Chopra

DBLP DBLP: Chopra:Kaviraj

Contributed to:

DATE 20082008
DAC 20072007
DATE 20062006
DAC 20052005
DATE 20052005
DAC 20042004
DATE v2 20042004

Wrote 8 papers:

DATE-2008-ClineCBTS #modelling
Transistor-Specific Delay Modeling for SSTA (BC, KC, DB, AT, SS), pp. 592–597.
DAC-2007-GandikotaCBSB #analysis #set
Top-k Aggressors Sets in Delay Noise Analysis (RG, KC, DB, DS, MRB), pp. 174–179.
DATE-2006-RaoCBS #algorithm #fault #performance
An efficient static algorithm for computing the soft error rates of combinational circuits (RRR, KC, DB, DS), pp. 164–169.
DAC-2005-AgarwalCBZ #analysis #optimisation #statistics #using
Circuit optimization using statistical static timing analysis (AA, KC, DB, VZ), pp. 321–324.
DAC-2005-BlaauwC #tool support
CAD tools for variation tolerance (DB, KC), p. 766.
DATE-2005-AgarwalCB #optimisation #statistics #using
Statistical Timing Based Optimization using Gate Sizing (AA, KC, DB), pp. 400–405.
DAC-2004-ChopraV #algorithm #pseudo
Implicit pseudo boolean enumeration algorithms for input vector control (KC, SBKV), pp. 767–772.
DATE-v2-2004-DasikaVCS #framework
A Framework for Battery-Aware Sensor Management (SD, SBKV, KC, RS), pp. 962–967.

Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.