Variable Latency Speculative Addition: A New Paradigm for Arithmetic Circuit Design
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Ajay K. Verma, Philip Brisk, Paolo Ienne
Variable Latency Speculative Addition: A New Paradigm for Arithmetic Circuit Design
DATE, 2008.

DATE 2008
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DATE-2008-VermaBI,
	author        = "Ajay K. Verma and Philip Brisk and Paolo Ienne",
	booktitle     = "{Proceedings of the 12th Conference on Design, Automation and Test in Europe}",
	doi           = "10.1109/DATE.2008.4484850",
	isbn          = "978-3-9810801-3-1",
	pages         = "1250--1255",
	publisher     = "{IEEE}",
	title         = "{Variable Latency Speculative Addition: A New Paradigm for Arithmetic Circuit Design}",
	year          = 2008,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.