BibSLEIGH
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter
Travelled to:
2 × USA
Collaborated with:
J.S.Roychowdhury A.R.Newton G.K.Jacob
Talks about:
simul (3) interconnect (2) lossi (2) multiprocessor (1) transient (1) frequenc (1) perform (1) circuit (1) analysi (1) linear (1)

Person: Donald O. Pederson

DBLP DBLP: Pederson:Donald_O=

Contributed to:

DAC 19921992
DAC 19911991
DAC 19861986

Wrote 3 papers:

DAC-1992-RoychowdhuryNP #linear #simulation
Simulating Lossy Interconnect with High Frequency Nonidealities in Linear Time (JSR, ARN, DOP), pp. 75–80.
DAC-1991-RoychowdhuryP #performance #simulation
Efficient Transient Simulation of Lossy Interconnect (JSR, DOP), pp. 740–745.
DAC-1986-JacobNP #analysis #empirical #multi #performance
An empirical analysis of the performance of a multiprocessor-based circuit simulator (GKJ, ARN, DOP), pp. 588–593.

Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.