BibSLEIGH
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter
Travelled to:
1 × Germany
Collaborated with:
J.Wang K.Huang G.Zhang Y.Tang
Talks about:
chip (2) processor (1) reliabl (1) network (1) effici (1) design (1) buffer (1) multi (1) zero (1) tile (1)

Person: Hongbo Zeng

DBLP DBLP: Zeng:Hongbo

Contributed to:

DATE 20082008

Wrote 1 papers:

DATE-2008-WangZHZT #design #multi #reliability
Zero-Efficient Buffer Design for Reliable Network-on-Chip in Tiled Chip-Multi-Processor (JW, HZ, KH, GZ, YT), pp. 792–795.

Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.