BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter
Travelled to:
1 × France
1 × Germany
1 × USA
Collaborated with:
A.Nayak A.N.Choudhary P.Banerjee G.Singh S.Prabhakar B.Dwivedi A.Ghosh
Talks about:
fpgas (2) construct (1) synthesi (1) hardwar (1) concret (1) analysi (1) precis (1) matlab (1) applic (1) verif (1)

Person: Malay Haldar

DBLP DBLP: Haldar:Malay

Contributed to:

DAC 20082008
DATE 20022002
DATE 20012001

Wrote 3 papers:

DAC-2008-HaldarSPDG #c++ #modelling #verification
Construction of concrete verification models from C++ (MH, GS, SP, BD, AG), pp. 942–947.
Accurate Area and Delay Estimators for FPGAs (AN, MH, ANC, PB), pp. 862–869.
DATE-2001-NayakHCB #analysis #automation #fault #hardware #matlab #precise #synthesis
Precision and error analysis of MATLAB applications during automated hardware synthesis for FPGAs (AN, MH, ANC, PB), pp. 722–728.

Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.