Travelled to:
1 × USA
Collaborated with:
J.Velamala R.LiVolsi Y.Cao
Talks about:
transient (1) circuit (1) sensit (1) design (1) singl (1) scale (1) logic (1) event (1)
Person: Myra Torres
DBLP: Torres:Myra
Contributed to:
Wrote 1 papers:
- DAC-2011-VelamalaLTC #design #logic
- Design sensitivity of single event transients in scaled logic circuits (JV, RL, MT, YC), pp. 694–699.