Travelled to:
1 × France
Collaborated with:
S.Bailey E.Marschner J.Bhasker J.Lewis
Talks about:
product (1) improv (1) design (1) verif (1) vhdl (1)
Person: Peter J. Ashenden
DBLP: Ashenden:Peter_J=
Contributed to:
Wrote 1 papers:
- DATE-DF-2004-BaileyMBLA #design #verification
- Improving Design and Verification Productivity with VHDL-200x (SB, EM, JB, JL, PJA), pp. 332–335.