Travelled to:
1 × USA
Collaborated with:
C.Huang
Talks about:
simultan (1) transit (1) static (1) formal (1) consid (1) analyz (1) input (1) time (1) path (1) fals (1)
Person: Shihheng Tsai
DBLP: Tsai:Shihheng
Contributed to:
Wrote 1 papers:
- DAC-2009-TsaiH
- A false-path aware formal static timing analyzer considering simultaneous input transitions (ST, CYH), pp. 25–30.