BibSLEIGH
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter
Travelled to:
1 × France
2 × Germany
Collaborated with:
H.Asai H.Kubota Y.Tanji T.Mine A.Kamo
Talks about:
circuit (3) simul (2) transient (1) nonlinear (1) techniqu (1) multilay (1) equival (1) analysi (1) reduct (1) linear (1)

Person: Takayuki Watanabe

DBLP DBLP: Watanabe:Takayuki

Contributed to:

DATE 20102010
DATE 20062006
DATE v2 20042004

Wrote 3 papers:

DATE-2010-WatanabeA #modelling #multi #performance #simulation
Equivalent circuit modeling of multilayered power/ground planes for fast transient simulation (TW, HA), pp. 1153–1158.
DATE-2006-TanjiWKA #analysis #scalability #using
Large scale RLC circuit analysis using RLCG-MNA formulation (YT, TW, HK, HA), pp. 45–46.
DATE-v2-2004-MineKKWA #hybrid #linear #performance #reduction #simulation
Hybrid Reduction Technique for Efficient Simulation of Linear/Nonlinear Mixed Circuits (TM, HK, AK, TW, HA), pp. 1327–1333.

Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.