BibSLEIGH
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter
Travelled to:
1 × China
4 × USA
Collaborated with:
M.Moir V.Luchangco D.Dice J.Maessen D.Dice D.Nussbaum Y.Liu I.Calciu V.J.Marathe N.Shavit P.Damron A.Fedorova L.Dalessandro F.Carouge S.White M.L.Scott M.F.Spear
Talks about:
transact (7) hardwar (5) memori (5) writer (2) reader (2) hybrid (2) effort (2) lock (2) best (2) use (2)

Person: Yossi Lev

DBLP DBLP: Lev:Yossi

Contributed to:

PPoPP 20132013
ASPLOS 20112011
ASPLOS 20092009
PPoPP 20082008
ASPLOS 20062006

Wrote 7 papers:

PPoPP-2013-CalciuDLLMS
NUMA-aware reader-writer locks (IC, DD, YL, VL, VJM, NS), pp. 157–166.
PPoPP-2013-DiceLLLM #algorithm #hardware #memory management #transaction #using
Using hardware transactional memory to correct and simplify and readers-writer lock algorithm (DD, YL, YL, VL, MM), pp. 261–270.
PPoPP-2013-DiceLM #scalability #statistics
Scalable statistics counters (DD, YL, MM), pp. 307–308.
ASPLOS-2011-DalessandroCWLMSS #case study #effectiveness #hardware #hybrid #memory management #transaction
Hybrid NOrec: a case study in the effectiveness of best effort hardware transactional memory (LD, FC, SW, YL, MM, MLS, MFS), pp. 39–52.
ASPLOS-2009-DiceLMN #experience #hardware #implementation #memory management #transaction
Early experience with a commercial hardware transactional memory implementation (DD, YL, MM, DN), pp. 157–168.
PPoPP-2008-LevM #hardware #memory management #transaction #using
Split hardware transactions: true nesting of transactions using best-effort hardware transactional memory (YL, JWM), pp. 197–206.
ASPLOS-2006-DamronFLLMN #hybrid #memory management #transaction
Hybrid transactional memory (PD, AF, YL, VL, MM, DN), pp. 336–346.

Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.