Mapping Switch-Level Simulation onto Gate-Level Hardware Accelerators
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Alok Jain, Randal E. Bryant
Mapping Switch-Level Simulation onto Gate-Level Hardware Accelerators
DAC, 1991.

DAC 1991
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DAC-1991-JainB,
	author        = "Alok Jain and Randal E. Bryant",
	booktitle     = "{Proceedings of the 28th Design Automation Conference}",
	doi           = "10.1145/127601.127668",
	isbn          = "0-89791395-7",
	pages         = "219--222",
	publisher     = "{ACM}",
	title         = "{Mapping Switch-Level Simulation onto Gate-Level Hardware Accelerators}",
	year          = 1991,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.