Fast and accurate parasitic capacitance models for layout-aware
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Anuradha Agarwal, Hemanth Sampath, Veena Yelamanchili, Ranga Vemuri
Fast and accurate parasitic capacitance models for layout-aware
DAC, 2004.

DAC 2004
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DAC-2004-AgarwalSYV,
	author        = "Anuradha Agarwal and Hemanth Sampath and Veena Yelamanchili and Ranga Vemuri",
	booktitle     = "{Proceedings of the 41st Design Automation Conference}",
	doi           = "10.1145/996566.996610",
	isbn          = "1-58113-828-8",
	pages         = "145--150",
	publisher     = "{ACM}",
	title         = "{Fast and accurate parasitic capacitance models for layout-aware}",
	year          = 2004,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.