BibSLEIGH — Sub-clock power-gating technique for minimising leakage power during active mode

Jatin N. Mistry, Bashir M. Al-Hashimi, David Flynn, Stephen Hill
Sub-clock power-gating technique for minimising leakage power during active mode
DATE, 2011.

DATE 2011

@inproceedings{DATE-2011-MistryAFH,
	author        = "Jatin N. Mistry and Bashir M. Al-Hashimi and David Flynn and Stephen Hill",
	booktitle     = "{Proceedings of the 15th Conference on Design, Automation and Test in Europe}",
	isbn          = "978-1-61284-208-0",
	pages         = "106--111",
	publisher     = "{IEEE}",
	title         = "{Sub-clock power-gating technique for minimising leakage power during active mode}",
	year          = 2011,
}

Jatin N. Mistry, Bashir M. Al-Hashimi, David Flynn, Stephen HillSub-clock power-gating technique for minimising leakage power during active modeDATE, 2011.

Tags:

Jatin N. Mistry, Bashir M. Al-Hashimi, David Flynn, Stephen Hill
Sub-clock power-gating technique for minimising leakage power during active mode
DATE, 2011.