Proceedings of the Ninth International Symposium on High-Performance Computer Architecture
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter


Proceedings of the Ninth International Symposium on High-Performance Computer Architecture
HPCA, 2003.

SYS
DBLP
Scholar
CSDL
Full names Links ISxN
@proceedings{HPCA-2003,
	address       = "Anaheim, California, USA",
	ee            = "http://www.computer.org/csdl/proceedings/hpca/2003/1871/00/index.html",
	isbn          = "0-7695-1871-0",
	publisher     = "{IEEE Computer Society}",
	title         = "{Proceedings of the Ninth International Symposium on High-Performance Computer Architecture}",
	year          = 2003,
}

Contents (34 items)

HPCA-2003-Bhandarkar #enterprise #platform
Billion Transistor Chips in Mainstream Enterprise Platforms of the Future (DB), p. 3.
HPCA-2003-AlameldeenW #architecture #concurrent #multi #simulation #thread #variability
Variability in Architectural Simulations of Multi-Threaded Workloads (ARA, DAW), pp. 7–18.
HPCA-2003-RedstoneEL #named #smt #thread
Mini-Threads: Increasing TLP on Small-Scale SMT Processors (JR, SJE, HML), pp. 19–30.
HPCA-2003-El-MoursyA #performance #policy #smt
Front-End Policies for Improved Issue Efficiency in SMT Processors (AEM, DHA), pp. 31–40.
HPCA-2003-Jimenez #branch #predict
Reconsidering Complex Branch Predictors (DAJ), pp. 43–52.
HPCA-2003-SimonCF #branch #predict
Incorporating Predicate Information into Branch Predictors (BS, BC, JF), pp. 53–64.
HPCA-2003-ChenDA #branch #data flow #dependence #predict
Dynamic Data Dependence Tracking and its Application to Branch Prediction (LC, SD, DHA), pp. 65–76.
HPCA-2003-JosephBM #performance
Control Techniques to Eliminate Voltage Emergencies in High Performance Processors (RJ, DMB, MM), pp. 79–90.
HPCA-2003-ShangPJ #network #optimisation #scalability
Dynamic Voltage Scaling with Links for Power Optimization of Interconnection Networks (LS, LSP, NKJ), pp. 91–102.
HPCA-2003-AragonGG #power management
Power-Aware Control Speculation through Selective Throttling (JLA, JG, AG), pp. 103–112.
HPCA-2003-LiBCVR #reduction
Deterministic Clock Gating for Microprocessor Power Reduction (HL, SB, YC, TNV, KR), pp. 113–122.
HPCA-2003-Kronstadt #challenge #design #performance
Beyond Performance: Some (Other) Challenges for Systems Design (EK), p. 125.
HPCA-2003-MutluSWP #execution #scalability
Runahead Execution: An Alternative to Very Large Instruction Windows for Out-of-Order Processors (OM, JS, CW, YNP), pp. 129–140.
HPCA-2003-SakamotoKIAUMK #analysis #architecture #enterprise #performance
Microarchitecture and Performance Analysis of a SPARC-V9 Microprocessor for Enterprise Server Systems (MS, AK, AI, TA, HU, KM, YK), pp. 141–152.
HPCA-2003-KhailanyDRKOT #scalability
Exploring the VLSI Scalability of Stream Processors (BK, WJD, SR, UJK, JDO, BT), pp. 153–164.
HPCA-2003-SlechtaCFFMQSPL #optimisation
Dynamic Optimization of Micro-Operations (BS, DC, BF, MF, GAM, JQ, FS, SJP, SL), pp. 165–176.
HPCA-2003-IbrahimBR #execution #multi
Slipstream Execution Mode for CMP-Based Multiprocessors (KZI, GTB, ER), pp. 179–190.
HPCA-2003-GarzaranPLVRT #concurrent #memory management #multi #thread #trade-off
Tradeoffs in Buffering Memory State for Thread-Level Speculation in Multiprocessors (MJG, MP, JML, VV, LR, JT), pp. 191–202.
HPCA-2003-ChristodoulopoulouAB #approach #clustering #fault tolerance #memory management #replication
Dynamic Data Replication: An Approach to Providing Fault-Tolerant Shared Memory Clusters (RC, RA, AB), pp. 203–214.
HPCA-2003-KarlssonMHW #behaviour #memory management #middleware
Memory System Behavior of Java-Based Middleware (MK, KEM, EH, DAW), pp. 217–228.
HPCA-2003-NagarajaKBMN #architecture #clustering #communication
Evaluating the Impact of Communication Architecture on the Performability of Cluster-Based Services (KN, NK, RB, RPM, TDN), pp. 229–240.
HPCA-2003-RadovicH #architecture #communication
Hierarchical Backoff Locks for Nonuniform Communication Architectures (ZR, EH), pp. 241–252.
HPCA-2003-KimYDYD #architecture #performance
Performance Enhancement Techniques for InfiniBand? Architecture (EJK, KHY, CRD, MSY, JD), pp. 253–262.
HPCA-2003-Kogge
The State of State (PMK), p. 266.
HPCA-2003-NarayanasamySSCV
Catching Accurate Profiles in Hardwar (SN, TS, SS, BC, GV), pp. 269–280.
HPCA-2003-YiLH #approach #simulation #statistics
A Statistically Rigorous Approach for Improving Simulation Methodology (JJY, DJL, DMH), pp. 281–291.
HPCA-2003-GassendSCDD #memory management #performance #verification
Caches and Hash Trees for Efficient Memory Integrity Verification (BG, GES, DEC, MvD, SD), pp. 295–306.
HPCA-2003-MemikRM
Just Say No: Benefits of Early Cache Miss Determinatio (GM, GR, WHMS), pp. 307–316.
HPCA-2003-HuMK #correlation #named
TCP: Tag Correlating Prefetchers (ZH, MM, SK), pp. 317–326.
HPCA-2003-JeongD #algorithm
Cost-Sensitive Cache Replacement Algorithms (JJ, MD), pp. 327–337.
HPCA-2003-TaylorLAA #architecture #network
Scalar Operand Networks: On-Chip Interconnect for ILP in Partitioned Architecture (MBT, WL, SPA, AA), pp. 341–353.
HPCA-2003-TerechkoTGEC #clustering #communication #modelling
Inter-Cluster Communication Models for Clustered VLIW Processors (AT, ELT, MG, JTJvE, HC), pp. 354–364.
HPCA-2003-HaoH #network
Active I/O Switches in System Area Networks (MH, MH), pp. 365–376.
HPCA-2003-HoP #communication #design #performance
A Methodology for Designing Efficient On-Chip Interconnects on Well-Behaved Communication Patterns (WHH, TMP), pp. 377–388.

Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.