BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter
Travelled to:
2 × USA
Collaborated with:
S.S.Sapatnekar Y.Chen D.J.Lilja J.Singh Z.Luo
Talks about:
microarchitectur (1) floorplan (1) function (1) approach (1) statist (1) program (1) pipelin (1) geometr (1) correct (1) circuit (1)

Person: Vidyasagar Nookala

DBLP DBLP: Nookala:Vidyasagar

Contributed to:

DAC 20052005
DAC 20042004

Wrote 3 papers:

DAC-2005-NookalaCLS #approach #architecture #design #statistics #using
Microarchitecture-aware floorplanning using a statistical design of experiments approach (VN, YC, DJL, SSS), pp. 579–584.
DAC-2005-SinghNLS #geometry #programming #robust
Robust gate sizing by geometric programming (JS, VN, ZQL, SSS), pp. 315–320.
A method for correcting the functionality of a wire-pipelined circuit (VN, SSS), pp. 570–575.

Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.