BibSLEIGH
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter
Travelled to:
2 × Germany
4 × USA
Collaborated with:
S.Malik X.Zhu J.D'Errico S.Rajagopalan P.Schaumont B.C.Lai I.Verbauwhede Chuqiao Xu X.Liu Junliang Wang J.Zhang J.Cao
Talks about:
multiprocessor (2) architectur (2) synthesi (2) retarget (2) approach (2) softwar (2) formal (2) simul (2) model (2) fault (2)

Person: Wei Qin

DBLP DBLP: Qin:Wei

Contributed to:

DAC 20062006
DATE 20062006
DAC 20052005
LCTES 20042004
DAC 20032003
DATE 20032003
CASE 20192019

Wrote 7 papers:

DAC-2006-ZhuQ #fault tolerance #multi #prototype #runtime
Prototyping a fault-tolerant multiprocessor SoC with run-time fault recovery (XZ, WQ), pp. 53–56.
DATE-2006-DErricoQ #approach
Constructing portable compiled instruction-set simulators: an ADL-driven approach (JD, WQ), pp. 112–117.
DAC-2005-SchaumontLQV #architecture #design #energy #multi #thread
Cooperative multithreading on 3mbedded multiprocessor architectures enables energy-scalable design (PS, BCCL, WQ, IV), pp. 27–30.
LCTES-2004-QinRM #architecture #concurrent #development #modelling #synthesis #tool support
A formal concurrency model based architecture description language for synthesis of software development tools (WQ, SR, SM), pp. 47–56.
DAC-2003-QinM #automation #performance #synthesis
Automated synthesis of efficient binary decoders for retargetable software toolkits (WQ, SM), pp. 764–769.
DATE-2003-QinM #flexibility #formal method #modelling #simulation
Flexible and Formal Modeling of Microprocessors with Application to Retargetable Simulation (WQ, SM), pp. 10556–10561.
CASE-2019-XuLWZCQ #approach #learning #performance
An Improved GA-KRR Nested Learning Approach for Refrigeration Compressor Performance Forecasting* (CX, XL, JW, JZ, JC, WQ), pp. 622–627.

Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.