E-QED: Electrical Bug Localization During Post-silicon Validation Enabled by Quick Error Detection and Formal Methods
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Eshan Singh, Clark W. Barrett, Subhasish Mitra
E-QED: Electrical Bug Localization During Post-silicon Validation Enabled by Quick Error Detection and Formal Methods
CAV, 2017.

CAV p2 2017
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{CAV-2017-SinghBM,
	author        = "Eshan Singh and Clark W. Barrett and Subhasish Mitra",
	booktitle     = "{Proceedings of the 28th International Conference on Computer Aided Verification, Part II}",
	doi           = "10.1007/978-3-319-63390-9_6",
	isbn          = "['978-3-319-63389-3', '978-3-319-63390-9']",
	pages         = "104--125",
	publisher     = "{Springer}",
	title         = "{E-QED: Electrical Bug Localization During Post-silicon Validation Enabled by Quick Error Detection and Formal Methods}",
	year          = 2017,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.