A design verification methodology based on concurrent simulation and clock suppression
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Ernst Ulrich
A design verification methodology based on concurrent simulation and clock suppression
DAC, 1983.

DAC 1983
DBLP
Scholar
Full names Links ISxN
@inproceedings{DAC-1983-Ulrich,
	acmid         = "800747",
	author        = "Ernst Ulrich",
	booktitle     = "{Proceedings of the 20th Design Automation Conference}",
	isbn          = "0-8186-0026-8",
	pages         = "709--712",
	publisher     = "{ACM/IEEE}",
	title         = "{A design verification methodology based on concurrent simulation and clock suppression}",
	year          = 1983,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.