A Gate-Delay Model for high-Speed CMOS Circuits
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Florentin Dartu, Noel Menezes, Jessica Qian, Lawrence T. Pillage
A Gate-Delay Model for high-Speed CMOS Circuits
DAC, 1994.

DAC 1994
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DAC-1994-DartuMQP,
	author        = "Florentin Dartu and Noel Menezes and Jessica Qian and Lawrence T. Pillage",
	booktitle     = "{Proceedings of the 31st Design Automation Conference}",
	doi           = "10.1145/196244.196562",
	isbn          = "0-7803-1836-6",
	pages         = "576--580",
	publisher     = "{ACM Press}",
	title         = "{A Gate-Delay Model for high-Speed CMOS Circuits}",
	year          = 1994,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.