Travelled to:
1 × USA
Collaborated with:
S.Cromar D.Chen
Talks about:
algorithm (1) target (1) reduct (1) glitch (1) power (1) level (1) estim (1) high (1) fpga (1) bind (1)
Person: Jaeho Lee
DBLP: Lee:Jaeho
Contributed to:
Wrote 1 papers:
- DAC-2009-CromarLC #algorithm #reduction
- FPGA-targeted high-level binding algorithm for power and area reduction with glitch-estimation (SC, JL, DC), pp. 838–843.