Travelled to:
1 × USA
Collaborated with:
M.Kurimoto H.Suzuki R.Akiyama H.Ohkuma H.Takata H.Shinohara
Talks about:
voltag (1) scheme (1) driven (1) detect (1) adjust (1) stage (1) slack (1) scale (1) phase (1) optim (1)
Person: Tadao Yamanaka
DBLP: Yamanaka:Tadao
Contributed to:
Wrote 1 papers:
- DAC-2008-KurimotoSAYOTS #detection #fault #optimisation #scalability
- Phase-adjustable error detection flip-flops with 2-stage hold driven optimization and slack based grouping scheme for dynamic voltage scaling (MK, HS, RA, TY, HO, HT, HS), pp. 884–889.