Low power synthesis of dynamic logic circuits using fine-grained clock gating
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Nilanjan Banerjee, Kaushik Roy, Hamid Mahmoodi-Meimand, Swarup Bhunia
Low power synthesis of dynamic logic circuits using fine-grained clock gating
DATE, 2006.

DATE 2006
DBLP
Scholar
DOI
Full names Links ISxN
@inproceedings{DATE-2006-BanerjeeRMB,
	author        = "Nilanjan Banerjee and Kaushik Roy and Hamid Mahmoodi-Meimand and Swarup Bhunia",
	booktitle     = "{Proceedings of the 10th Conference on Design, Automation and Test in Europe}",
	doi           = "10.1145/1131724",
	pages         = "862--867",
	publisher     = "{European Design and Automation Association, Leuven, Belgium}",
	title         = "{Low power synthesis of dynamic logic circuits using fine-grained clock gating}",
	year          = 2006,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.