Enabling concurrent clock and power gating in an industrial design flow
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter

Letícia Maria Veiras Bolzani, Andrea Calimera, Alberto Macii, Enrico Macii, Massimo Poncino
Enabling concurrent clock and power gating in an industrial design flow
DATE, 2009.

DATE 2009
DBLP
Scholar
Full names Links ISxN
@inproceedings{DATE-2009-BolzaniCMMP,
	author        = "Letícia Maria Veiras Bolzani and Andrea Calimera and Alberto Macii and Enrico Macii and Massimo Poncino",
	booktitle     = "{Proceedings of the 13th Conference on Design, Automation and Test in Europe}",
	pages         = "334--339",
	publisher     = "{IEEE}",
	title         = "{Enabling concurrent clock and power gating in an industrial design flow}",
	year          = 2009,
}

Tags:



Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.