Proceedings of the 18th International Conference on High-Performance Computer Architecture
BibSLEIGH corpus
BibSLEIGH tags
BibSLEIGH bundles
BibSLEIGH people
EDIT!
CC-BY
Open Knowledge
XHTML 1.0 W3C Rec
CSS 2.1 W3C CanRec
email twitter


Proceedings of the 18th International Conference on High-Performance Computer Architecture
HPCA, 2012.

SYS
DBLP
Scholar
CSDL
Full names Links ISxN
@proceedings{HPCA-2012,
	address       = "New Orleans, Louisiana, USA",
	ee            = "http://www.computer.org/csdl/proceedings/hpca/2012/0827/00/index.html",
	isbn          = "978-1-4673-0827-4",
	publisher     = "{IEEE Computer Society}",
	title         = "{Proceedings of the 18th International Conference on High-Performance Computer Architecture}",
	year          = 2012,
}

Contents (39 items)

HPCA-2012-SuhAD #markov #multi #named #reliability
MACAU: A Markov model for reliability evaluations of caches under Single-bit and Multi-bit Upsets (JS, MA, MD), pp. 3–14.
HPCA-2012-AwasthiSSRBS #performance
Efficient scrub mechanisms for error-prone emerging memories (MA, MS, KS, BR, RB, VS), pp. 15–26.
HPCA-2012-MillerPTST #named #process
Booster: Reactive core acceleration for mitigating the effects of process variation and application imbalance in low-voltage chips (TNM, XP, RT, NS, RT), pp. 27–38.
HPCA-2012-ChatterjeeMBDJ #staged
Staged Reads: Mitigating the impact of DRAM writes on DRAM reads (NC, NM, RB, AD, NPJ), pp. 41–52.
HPCA-2012-JeongYSSLE #locality #memory management #parallel
Balancing DRAM locality and parallelism in shared memory CMP systems (MKJ, DHY, DS, MS, IL, ME), pp. 53–64.
HPCA-2012-MukundanM #configuration management #memory management #multi #named #self
MORSE: Multi-objective reconfigurable self-optimizing memory scheduler (JM, JFM), pp. 65–76.
HPCA-2012-AdriaensCKS #multi
The case for GPGPU spatial multitasking (JA, KC, NSK, MJS), pp. 79–90.
HPCA-2012-LeeK #architecture #cpu #gpu #named #policy
TAP: A TLP-aware cache management policy for a CPU-GPU heterogeneous architecture (JL, HK), pp. 91–102.
HPCA-2012-YangXMZ #architecture #cpu #gpu
CPU-assisted GPGPU on fused CPU-GPU architectures (YY, PX, MM, HZ), pp. 103–114.
HPCA-2012-BensonCFHGNS #design #hardware #implementation #integration
Design, integration and implementation of the DySER hardware accelerator into OpenSPARC (JB, RC, CF, CHH, VG, TN, KS), pp. 115–126.
HPCA-2012-SanchezK #encoding #flexibility #named #scalability #set
SCD: A scalable coherence directory with flexible sharer set encoding (DS, CK), pp. 129–140.
HPCA-2012-NegiGAGS #hardware #lazy evaluation #memory management #named #scalability #transaction
π-TM: Pessimistic invalidation for scalable lazy hardware transactional memory (AN, JRTG, MEA, JMG, PS), pp. 141–152.
HPCA-2012-QianST #design #execution #named #smt
BulkSMT: Designing SMT processors for atomic-block execution (XQ, BS, JT), pp. 153–164.
HPCA-2012-MaJW #communication #performance
Supporting efficient collective communication in NoCs (SM, NDEJ, ZW), pp. 165–176.
HPCA-2012-PanDWZ #enterprise #memory management #performance
Quasi-nonvolatile SSD: Trading flash memory nonvolatility to improve storage system performance for enterprise applications (YP, GD, QW, TZ), pp. 179–188.
HPCA-2012-LimTSACRW #memory management
System-level implications of disaggregated memory (KTL, YT, JRS, AA, JC, PR, TFW), pp. 189–200.
HPCA-2012-JiangZZYC #memory management
Improving write operations in MLC phase change memory (LJ, BZ, YZ, JY, BRC), pp. 201–210.
HPCA-2012-RolanFD #adaptation
Adaptive Set-Granular Cooperative Caching (DR, BBF, RD), pp. 213–224.
HPCA-2012-DalyC
Cache restoration for highly partitioned virtualized systems (DD, HWC), pp. 225–234.
HPCA-2012-KhanWJ #segmentation
Decoupled dynamic cache segmentation (SMK, ZW, DAJ), pp. 235–246.
HPCA-2012-RaghavanLCPPWM
Computational sprinting (AR, YL, AC, MCP, KPP, TFW, MMKM), pp. 249–260.
HPCA-2012-SartoriAK #pipes and filters
Power balanced pipelines (JS, BA, RK), pp. 261–272.
HPCA-2012-BattleHHR #flexibility #using
Flexible register management using reference counting (SJB, ADH, MH, AR), pp. 273–284.
HPCA-2012-YanLHLGL #architecture #hybrid #manycore #named #performance
AgileRegulator: A hybrid voltage regulator scheme redeeming dark silicon for power efficiency in a multicore architecture (GY, YL, YH, XL, MG, XL), pp. 287–298.
HPCA-2012-AyoubNR #cpu #energy #memory management #named
JETC: Joint energy thermal and cooling management for memory and CPU subsystems in servers (RZA, RN, TR), pp. 299–310.
HPCA-2012-SundararajanPJTF #clustering #energy
Cooperative partitioning: Energy-efficient cache partitioning for high-performance CMPs (KTS, VP, TMJ, NPT, BF), pp. 311–322.
HPCA-2012-HomayounKSLT #3d
Dynamically heterogeneous cores through 3D resource pooling (HH, VK, AS, TWL, DMT), pp. 323–334.
HPCA-2012-SeguljaA #architecture #parallel #programming
Architectural support for synchronization-free deterministic parallel programming (CS, TSA), pp. 337–348.
HPCA-2012-QiONMT #hardware #named #symmetry
Pacman: Tolerating asymmetric data races with unintrusive hardware (SQ, NO, LON, AM, JT), pp. 349–360.
HPCA-2012-DuanZAT #commit #execution #named
BulkCompactor: Optimized deterministic execution via Conflict-Aware commit of atomic blocks (YD, XZ, WA, JT), pp. 361–372.
HPCA-2012-LinMHSC #named #performance
Parabix: Boosting the efficiency of text processing on commodity processors (DL, NM, KSH, AS, RDC), pp. 373–384.
HPCA-2012-BalakrishnanS #behaviour #named #probability #using
WEST: Cloning data cache behavior using Stochastic Traces (GB, YS), pp. 387–398.
HPCA-2012-ChenCGTWH #performance #statistics
Statistical performance comparisons of computers (TC, YC, QG, OT, YW, WH), pp. 399–410.
HPCA-2012-SalapuraKNM
Accelerating business analytics applications (VS, TK, PN, JEM), pp. 413–422.
HPCA-2012-VegaBBDFJM #architecture
Architectural perspectives of future wireless base stations based on the IBM PowerEN™ processor (AV, PB, AB, JHD, MF, CJ, RKM), pp. 423–432.
HPCA-2012-ChitlurSHGRKBPZISGJI #architecture #named #prototype
QuickIA: Exploring heterogeneous architectures on real prototypes (NC, GS, SH, PKG, DR, DAK, PB, AP, LZ, NI, SS, SG, XJ, RI), pp. 433–440.
HPCA-2012-JiangBMD #network
Network congestion avoidance through Speculative Reservation (NJ, DUB, GM, WJD), pp. 443–454.
HPCA-2012-AhnCK #approach #architecture #network #scalability
Network within a network approach to create a scalable high-radix router microarchitecture (JHA, SC, JK), pp. 455–466.
HPCA-2012-MaJW12a #adaptation #algorithm #design #performance
Whole packet forwarding: Efficient design of fully adaptive routing algorithms for networks-on-chip (SM, NDEJ, ZW), pp. 467–478.

Bibliography of Software Language Engineering in Generated Hypertext (BibSLEIGH) is created and maintained by Dr. Vadim Zaytsev.
Hosted as a part of SLEBOK on GitHub.